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Abstract We present the detailed results of the applica-
tion of mathematical optimization algorithms to transistor
sizing in a full-adder cell design, to obtain the maximum
expected fabrication yield. The approach takes into account
all the fabrication process parameter variations specified in
an industrial PDK, in addition to operating condition range
and NBTI aging. The final design solutions present transistor
sizing, which depart from intuitive transistor sizing criteria
and show dramatic yield improvements, which have been
verified by Monte Carlo SPICE analysis.
Keywords Yield · Circuit sizing · CMOS · Statistical
variations · NBTI · Leakage · Delay
1 Introduction
The full-adder cell is one of the most fundamental and fre-
quently used building blocks in the critical paths of arithmetic
circuits both inmicroprocessors and application-specific dig-
ital signal processing architectures. While its basic usage
is in binary additions, it is also a pivotal element for other
operations like subtraction, multiplication, division, address
calculation, time counting, etc. [1]. Therefore, improvements
in the characteristics of full-adder circuits to a great extent
improve the performance of an entire chip [2–4] and as such
they have been the subject of research for decades.
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The effective design of integrated circuits (ICs) relies on
the optimization of basic circuit performance such as oper-
ating speed, power dissipation, and area. In earlier CMOS
technology nodes (0.35µm or higher), the impact of process
variations on circuit performancewas small [5]. The standard
design approach assumed worst-case deterministic electrical
and physical properties of devices and performance pre-
dictable over the device life time. In recent years, with the
continued downscaling in CMOS technology, it has become
very challenging to maintain the level of manufacturing con-
trol and uniformity, which resulted in the enormous increase
in process variability.Moreover, in further scaled nanometric
regime (<65nm), devices that were intended to be identical
differ in their electrical characteristics, which can also lead to
functional failures [6]. Such intra-die variations (mismatch
between two identical devices) can have significantly higher
influence on the behavior of the circuit than other inter-die
(global) process variations in the present technology nodes.
Overall, the fluctuations in device dimensions and physical
parameters are imposing a significant threat in meeting the
desired timing and power criteria ultimately degrading the
fabrication outcome of ICs (yield).
In addition to statistical variations, fluctuations in operat-
ing parameters (e.g., supply voltage and temperature) already
exist, which significantly deviate circuit performance from
their expected values. As an example, the higher tempera-
ture decreases the threshold voltage, which may be good for
speed but not for static power. Similarly, a circuit designed to
operate at 1V may work at 0.95V due to fluctuation in sup-
ply voltage, and eventually operate at lower speed than the
intended speed. In particular application domains, the fluc-
tuation of the operating conditions make circuit performance
(delay and power figures) hardly predictable and reduce the
effective yield of the IC fabrication.
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Finally, an additional dimension in IC reliability and yield
assessment comes from device aging effects, which degrade
the reliability of the circuit and even system operation over
time. Aging degradation mechanisms such as negative bias
temperature instability (NBTI) is threatening state of the art
circuit and product life by impacting PMOS devices [7] over
the years. Again, such effect assumes a paramount impor-
tance in application domains where the product life cycle is
in the order of years.
On the whole, the sources of process variations, operating
condition variations, and aging degradation effects combine
together and can pull the actual circuit operation out of
the application requirements, reducing the production yield.
Therefore, circuit optimization for yield has become a crucial
as well as complex task in IC design. In fact, a high degree of
reliability—and consequently high yield—is achievable only
if the devices in the circuit are cooperatively resistant against
statistical (inter-die and intra-die) and operating condition
variations in conjunction with aging degradation effects.
Within this vision, the proposed work presents the appli-
cation of a mathematical methodology capable of searching
the circuit design space to find the optimal sizing of all
devices in a CMOS full-adder circuit in order to maximize
the yield, referring to speed and power specifications, with
respect to operating variations as from automotive applica-
tion specifications, process variations, and aging degradation
phenomena. The target full-adder cell has 28 transistors.
Different from approaches that focus on threshold voltage
variations only, the presented approach takes into account all
sources of local and global variability specified in the Process
Development Kit of a 40-nm technology from STMicroelec-
tronics. The target range of temperature was -40 to 125 ◦C
and supply voltage rangewas +/–10%fluctuations over nom-
inal value. The complete optimal sizing has been carried out
for 12 different specification bounds of targeted performance
figures (leakage power, total power, and propagation delays)
in order to have large generalized spectrum of performance
specification versus yield. Reported circuit sizing solutions
cannot be achieved by manual circuit design criteria. The
estimated yields before and after optimizations have been
verified by SPICE level Monte Carlo simulations.
We remark that thiswork does not develop novel variation-
aware and NBTI-aware device/circuit models.
The rest of the paper is organized as follows: Sect. 2, after
reporting previous related works, explains the statistical and
operating variations and NBTI aging degradation along with
evidence of their impact on delay and power performance
figures. Section 3 shows the design goals (i.e., performance
specification setup for CMOS full adder), circuit parame-
ter setup, and optimization problem formulation. Section 4
reports the optimization methodology. Section 5 is devoted
to the analysis of robust circuit sizing results for 12 different
specification bounds, followed by the validation of estimated
yield through Monte Carlo analysis in Sect. 6.
2 Background and related works
2.1 Statistical and operating variation impact
Process variations have always existed in spite of design-
ers’ choices. However, they have been gaining increasing
importance with the scaling in device dimensions and chal-
lenging state of art circuit reliability. Global variations (e.g.,
oxide thickness) come from chip-to-chip, wafer-to-wafer, or
batch-to-batch variations [5,6]. Such process variations have
long-range influences and affect every device of the same
type in an identical fashion [8]. Local process parameters
(e.g., threshold voltage) characterize the short-range influ-
ences. Local process variations may occur due to random
dopant fluctuations, line edge andwidth roughness (LER and
LWR), fixed charges in the gate dielectric, interface rough-
ness, and other fluctuations that affect every device in a chip
individually. Local process parameters can cause mismatch
between devices and may disturb fundamental design princi-
ples of creating constant differences and ratios of currents and
voltages. For scaled CMOS technology nodes (<90nm), the
impact of local variability has become as important as global
process variations on the circuit behavior [8,9].
Operating conditions strongly define the electrical behav-
ior of the devices, as well. This is immediate for the
operational supply voltage as it determines internal node volt-
ages in the circuits. On the other hand, the carrier mobility
and threshold voltage are strongly temperature dependent [5].
2.2 Aging degradations impact
Once a chip is manufactured and tested for correct function-
ality, it is expected to work for intended life time at the tested
voltage and temperature. However, aging mechanisms such
as NBTI threaten the circuit and product life time [7,10,11].
NBTI takes place in negatively biased (VGS < 0V) PMOS at
elevated temperatures and is a consequence of interface trap
generation at the interface of Si/oxide.
In conventional silicon-based MOS, transistor annealing
in hydrogen ambient was an effective solution to control the
interface trap instabilities for long time. However, the con-
tinuing MOS dimension shrinking trends, (i.e., aggressive
oxide thickness scaling leading to higher oxide field) along
with process modifications (such as nitridation of oxides)
and higher operation temperatures (due to higher power den-
sity) led to accelerate the bond breaking at the interface over
time during the device operation [9,12]. The traps increase
the threshold voltage and reduce the channel mobility due
to scattering. Overall, the drain current degrades over time
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and parametric reliability becomes a significant concern. The
magnitude of NBTI degradation depends on stress time, tem-
perature, and electrical field across the gate oxide [12].
Interestingly, most of the effects of device aging mecha-
nisms can be understood by the growth of threshold voltage
(VT). In general, aging-induced increment in VT causes
a (disadvantageous) increase in propagation delays and a
(favorable) reduction in static power over time.
SPICE level evaluation of the impact of NBTI can be
obtained by ad hoc compact models integrated in the sim-
ulation engine that changes the threshold voltage according
to the simulated stress on devices. For an analytic model of
threshold voltage drift due to NBTI, the reader may refer to
[13].
2.3 Related works
Several design time transistor sizing techniques to optimize
cell delay and/or power have been proposed in the literature.
The approach proposed in [14] introduces variation-
tolerant gate sizing incorporating statistical timing model.
The approach formulates the statistical objective and timing
constraints and solves the resulting nonlinear optimization
problem, at the expense of a high computational complexity.
In [15], the authors report an automatic method for sizing
the transistors in CMOS gates based on the feedback con-
trol system to optimize the gates of small and large fain-in.
However, the primary goal was to enhance noise robustness.
Other proposed gate sizing techniques [16–19] rely on the
notion of capturing the delay distribution by performing sta-
tistical static timing analysis instead of static timing analysis.
Then, gate sizing is carried out using either nonlinear pro-
gramming technique or statistical sensitivity-based heuristic
procedure.
In [20], the authors present an optimization scheme based
on polynomial delay model for gate sizing incorporating
process variations. In the technique, the delay constraints
are modified in order to integrate the uncertainties in the
transistor widths and effective channel length due to process
variations based on the uncertainty ellipsoid method. Spatial
correlations of intra-die width and channel length have also
been considered in optimization.
In [21,22], the authors reported a statistically aware dual-
Vt and sizing optimization considering variability both in
performance and leakage in the design.
In [23–25], the authors reported SQP/least square and
WCD algorithm-based interactive circuit sizing and yield
optimization for analog and digital circuits considering sta-
tistical variations in a defined range of operating conditions.
Other approaches based on convex formulation using
second-order conic program and binning model have been
reported in [26,27], respectively, for statistical power opti-
mization in circuits subjected to timing yield constraints.
Fig. 1 Target CMOS full-adder circuit
Some other gate sizing techniques based on the robust
optimization are proposed in [20,28]. Such techniques illus-
trate by adding the robust constraints to the original con-
straints and modeling the intrachip (mismatch) variations as
Gaussian variables contained in constant probability density
uncertainty ellipsoid, centered at nominal values.
3 Motivation and problem statement
Figure 1 shows the target full-adder cell topology, which
consists of 14 nMOS and 14 pMOS transistors in mirror
configuration.
Figure 2 depicts the impact of some process variations
on performance figures of the cell, resulting from SPICE
simulation, referring to the target 40-nm low-power (LP)
standard-threshold-voltage CMOS process development kit
(PDK) from STMicroelectronics. It can be seen (in upper
graph) that, under the influence of one of the dominating
process parameters, PAR11, the power figure goes out of the
prescribed bound (< 6µW), and an unpredictable behavior
of the same power figure is experimented with the variations
in tox_core. At the same time, delay figures (in bottom graph)
show an increase of 2% and 34% under the influence of
single-process parameter variation. As an example, impact of
process variations (PAR1 and mismatch between two nMOS
transistors) on delay figure is shown for the worst-case delay
arc, i.e., delayHL_nodeB_Co (delay is estimated when input
1 PAR1 is one of the most dominant global process parameters char-
acterized in the target technology PDK. It depends on several physical
process parameters through confidential equations.
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Fig. 2 Impact of statistical variations alone on performances
node B takes the transition from high to low and output node
Co). Obviously, the combined effect of all process variations
can be considerably more complex on performances.
The impacts of temperature and supply voltage obtained
by SPICE simulations are shown in Fig. 3, referring to
the same technology node. The total power (upper plot)
and the static power, i.e., leakage (middle plot) exhibits
approximately 6% and 312% increase, respectively, when
the temperature increases to 125 ◦C. The reported plot is for
leakage combination ‘ABC = 001’. Also, the propagation
delay (delayHL_nodeA_Co, lower plot) increases approx.
17% at –5% VDD.
Figure 4 shows the |VT| versus time (in years) for DC
stress obtained in the target 40-nm pMOS (NBTI degrada-
tion) at supply voltage of 1V and 25 ◦C temperature. VT
is the degradation in threshold voltage over time, which
indirectly contributes to the degradation in the device per-
formance.
Figure5a, b shows the impact of NBTI degradation
for 3 years’ operation on propagation delays of the full-
adder cell at nominal and worst-case conditions in tempera-
ture and supply voltage. At nominal operating conditions,
(temp= 25 ◦C and supply voltage=1V), the delay (e.g.,
delayHL_nodeB_Co) rises by 9%, while it rises by 70%
at worst-case operating conditions (temperature −40 ◦C and
supply voltage 0.95 V).
Fig. 3 Impact of operating variation on circuit performances
Fig. 4 Del_VT0 versus time (in years)
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Fig. 5 a Impact of NBTI
degradation on delay at nominal
operating conditions (temp=
25 ◦C, Vdd = 1V, aging =
0year) b Impact of NBTI
degradation on delay at
worst-case operating conditions
(temp= −40 ◦C, Vdd = 0.95V,
aging = 3year)
The circuit design parameters that we can tune in order
to mitigate all the discussed variation impacts are the geo-
metrical sizes of the transistors in the cell. In this respect,
Fig. 6 clearly shows that the different performance figures
may have similar or contrary dependence on the dimensions
of an individual transistor. As an example, different depen-
dences of some delays and power performances have been
shownwith the change in thewidth of nMOS3 (WN3) transis-
tor in predefined bound. Therefore, we should ideally probe
the design space to find the optimal sizing of all transistors
at which the circuit under test is robust against a whole set of
targeted statistical variations, fully functional for operating
variations in temperature and supply voltage, and working
for the intended life time.
As a consequence of the reported observations, we aim
at finding the optimal values of the 56 widths and lengths
of the devices in the target cell that maximizes the expected
yield (percentage of compliant instances) with respect to a
set of performance bounds on total power, static power, and
speed, considering local/global process variations, operating
variations, and aging degradation.
4 Problem formalization and design goal
4.1 Methodology setup
A primary requisite to perform aging degradation aware
circuit sizing and optimization is the possibility of perform-
ing transistor- level simulation supporting fresh as well as
degraded over time device operation. Our work employs the
MOS Reliability Analysis tool (MOSRA) tool within the
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Fig. 5 continued
HSPICE simulator [29]. The built-in HSPICE MOSRA tool
is divided into prestress analysis (fresh simulations at zero
aging time) and poststress analysis, which can be set up for
several years with desired intervals of time [13].
Interactive mathematical optimization and verification
have been performed using the WiCkeDTM tool, which
reduces the expensive design time and efforts needed tomax-
imize the circuit performance and yield [30].
The fabrication process information has been accessed
from the40-nmCMOS low-power standard-threshold-voltage
PDK, which includes nominal values as well as statistical
variations of each transistor model in the processes.
4.2 Design goal setup
Table 1 reports the full list of performance figures for which
the optimization of the target full-adder circuit has been
accomplished. Propagation delay refers to a load capaci-
tance equivalent to an inverter cell in the target technology.
Table 1 also presents the performance data obtained by
SPICE/MOSRA simulation at nominal (col. 2) and worst-
case operating (WCO) conditions in supply voltage, temper-
ature, and NBTI aging (col. 3) together.
The reported data indicate that propagation delay (e.g.,
Delay_HL_b) increases by approximately 70% inWCOcon-
ditions. Similarly, leakage power shows several order of
increment in WCO. Notably, leakage currents, depend on
the device parameters like doping profile, gate oxide thick-
ness, channel dimensions, etc., as well as on temperature,
are substantially affected by the values of the logic signals
at the input of the cell, and the influence of the process and
operating variations can be different for different input com-
binations [31]. Therefore, the optimization has been carried
out for all possible input combinations in the full adder [32].
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Fig. 6 Transistor dimension (design parameters) dependence on cir-
cuit performances
Table 1 Performance figures and their simulated values at nominal and
worst-case operating conditions
Performances
Figures
Performances values at simulation
Nominal (1V,
25 ◦C, 0year)
Worst-case [V, ◦C, aging
years]
Delay_HL_a 57.51ps 94.20ps [0.95,0,3]
Delay_HL_b 55.45ps 95.38ps [0.95,0,3]
Delay_HL_c 51.20ps 83.31ps [0.95,0,3]
Delay_LH_a 54.25ps 68.45ps [0.95,0,3]
Delay_LH_b 45.42ps 62.11ps [0.95,0,3]
Delay_LH_c 49.15ps 63.24ps [0.95,0,3]
Leakage_000 315.83pW 13.62nW [1.05,125,0]
Leakage_001 412.12pW 29.07nW [1.05,125,0]
Leakage_010 379.27pW 23.69nW [1.05,125,0]
Leakage_011 388.08pW 31.95nW [1.05,125,0]
Leakage_100 386.39pW 23.49nW [1.05,125,0]
Leakage_101 373.92pW 28.13nW [1.05,125,0]
Leakage_110 378.92pW 25.54nW [1.05,125,0]
Leakage_111 328.39pW 28.07nW [1.05,125,0]
Total power 5.73uW 6.764uW [1.05,125,0]
4.3 Circuit parameters setup and problem formulation
The circuit behavior is determined by parameters that can
be grouped into three different categories, namely design,
operating, and process parameters. Operating parameters
define the characteristics of the circuit during measure-
ments. Process parameters define them at the time of
production. In order to fulfill a particular set of perfor-
mance bounds, the designer can tune the design parameters,
which can be generically represented as a vector Xd =[
Xd,1Xd,2, . . . , Xd,nxd
]T ∈ RnXd , so that the objective of
circuit optimization is to calculate the optimal Xd . In CMOS
cell design, the channel dimensions (length and width) of
nMOS and pMOS devices of the circuit constitute the design
parameters, so that in our design case we have a 56 element
vector:
Xd = [WnMOS1,WnMOS2, . . . ,WnMOS14, LnMOS1, LnMOS2,
. . . , LnMOS14,WpMOS1,WpMOS2,
. . . ,WpMOS14, LpMOS1, LpMOS2, . . . , LpMOS14]T
with
WnMOSi ∈ {180n : 3600n} ,
WpMOSi ∈ {180n : 7200n} ,
LnMOSi, LpMOSi ∈ {40n − 180n} , i = 1, 2, 3 . . . 14
as per the PDK boundaries. During the optimization process,
the design parameter values are tuned with predefined step
sizes for lengths and widths on manufacturing grid, set to 2.5
nm and 4 nm, respectively.
Statistical parameters are generically represented by a
vector Xs =
[
Xs,1Xs,2 . . . Xs,k . . . Xs,nxd
]T ∈ RnXs , each
element of the vector being a process parameter subjected to
statistical variations according to the PDK specification, e.g.,
Xs = [tox , Dxl, Dxw, . . . etc.]. A set of parameters as well
as their probability density functions are defined according
to the PDK confidential data.
Operating parameters, generically a vector Xr =[
Xr,1Xr,2 . . . Xr,nxd
]T ∈ RnXr are given in a specified
range and the circuit must be fully functional as long as
the operating parameters are in the given interval. In our
Table 2 Statistical and operating variations
Description Lower Initial Upper
Operating parameters
VDD Supply voltage 0.95V 1V 1.05V
Temp Temperature −40 ◦C 25 ◦C 125 ◦C
Age NBTI 0year 0year 3year
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case study, temperature and supply voltage variations have
been specified, so that Xr =
[
temp, VDD
]T with temp ∈
{−40 to 125 ◦C} for automotive applications, and VDD ∈
0.95–1.05V, respectively. NBTI degradation has also been
formally considered as an operating parameter, so that the
optimized full adder must be fully functional for the intended
life time. Table 2 summarizes the operating and aging bound-
aries used in the optimization of the full-adder cell.
5 Optimization methodology
The optimization procedure is a simulation intensive task.
To save the amount of the numerical simulation cost, it is
reasonable to first optimize the circuit safety margin without
including the process variations [23,33]. Thus, the optimiza-
tion task has been divided into a nominal optimization phase
and a subsequent yield optimization assuming process vari-
ations.
5.1 Nominal optimization considering worst-case
conditions in temperature, supply voltage, and
NBTI degradation
Let vector f = [ f1, f2, . . . fn f ] be the vector of performance
figures, with lower bound vector f L and upper bound vector
f U , respectively, for the desired performance specification.
Moreover, if any additional feasibility constraints exist in the
circuit, such as geometrical and electrical, such constraints
also need to be fulfilled in order to have feasible design.
We can always formally represent feasibility constraints as
c (Xd) ≥ 0. Therefore, including the constraint fulfillment,
the target condition for the nominal operating conditions is
as follows:
c (Xd) ≥ 0 AND f L ≤ f (Xd) ≤ f U . (1)
However, the nominal optimization (NO) is intended to
achieve the sizing values for design parameters Xd that
satisfy (1) in a defined range of operating parameters like
temperature, VDD , and/or aging. As the operating parame-
ters are denoted by vector Xr , f will also depend on the
operating conditions and the problem specification is
c (Xd) ≥ 0 AND f L ≤ f (Xd , Xr ) ≤ f U ,
XLr ≤ Xr ≤ XUr . (2)
The ultimate goal ofNO is to fulfill/overfulfill each specifica-
tion as much as possible, for the specified range in operating
conditions, in the defined design space. Standard algorithms
like sequential quadratic, least square, and parametric dis-
tance can be used to search the optimal dimensions of each
transistor for NO [33]. The algorithm can be selected by
thoughtful inspection over the relation between the perfor-
mance and design/operating parameters.
5.2 Yield optimization considering statistical variations
at worst-case operating conditions
Yield optimization aims at maximizing the number of cir-
cuit instances that fulfill the specified performance figures
Fig. 7 Progressive fulfillment of violated performances (shown for
delays < 85ps, leakage < 25nW, and total power < 6µW specifi-
cations)
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and design constraints, which is equivalent to maximiz-
ing design robustness to process variations. Without loss
of generality, here we consider each individual specification
denoted as a lower bound fi (Xs, Xd) ≥ bi . Here, all vari-
able process parameters are collected in vector Xs , while
Xd is the vector of design parameters as before. Therefore,
the region of process parameter values that fulfill a partic-
ular specification ‘i’ can be defined as follows (for lower
bound):
Ai (Xd) = {Xs | fi (Xs, Xd) ≥ bi } (3)
The parametric yield Yi is the percentage of circuit that ful-
fills specification ‘i’ and can be formally expressed as the
probability that the process parameter values fall in the above
defined area
Yi (Xd) = intAi (Xd ) |2πC |−
1
2
× exp(−1
2
(Xs − Xs0)T C−1 (Xs − Xs0) ds (4)
The argument of the integral is the probability density
function of the multi-normal distribution. Ultimately, the
set of process parameter vectors that fulfill all the spec-
ifications in the acceptance region can be represented as
follows:
A (d) =
⋂
i
Ai (Xd) (5)
and the definition of yield can be extended accordingly.
According to a typical Monte Carlo approach, statistical
process variations can be modeled by generating a vector
of N random samples of the process parameter vector Xs ,
namely Xs (1) , . . . Xs (N ), thus generating a matrix of N
columns each corresponding to an instance of the process
parameter vector. The N instances of the circuit design
40
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number of iterations
Estimated Yield
Total Yield
DELAY_HL_NODEACO
DELAY_HL_NODEBCO
Fig. 8 Progressive yield improvement (specification case: delays <
85ps, leakage < 25nW, and total power <6µW)
so generated are simulated in SPICE yielding N perfor-
mance result vectors f (k) = f (Xd , Xr , Xs (k)) , k =
1 . . . . . . N . The parametric yield Y is estimated as the per-
centage of samples that dwell within the specification bounds
f L ≤ f (k) ≤ f U .
The yield maximization algorithm concentrates on the
computation of the worst-case distance (WCD) [33–35].
WCD can be considered as a reference tomeasure the robust-
ness of a design. The WCD value (βwc) represents the
robustness as the distance between the worst-case point and
the mean values of performance. Intuitively, if the process
conditions causing violations are close to the mean value,
then there will be severe parametric yield loss. Therefore,
an important measure for the robustness of circuit perfor-
mance fi (Xs, Xd) is the worst-case distance β
(i)
wc, which
is the shortest distance, measured as multiples of the stan-
dard deviation (σ ) of the particular performance, between
the mean value of Xs and any process condition that causes
fi (Xd , Xr , Xs) to fall outside the required boundaries.
The worst-case distance is a function of the design para-
meters Xd and it is the goal function to maximize over
Xd , thereby achieving a design centered in the process
parameter space with respect to the specification bounds
[30,33].
6 Circuit sizing and optimization results of
full-adder design
6.1 Target performance specification bounds
We carried out the sizing and optimization of the targeted
CMOS full- adder circuit for 12 different specifications sets
referring to delay and power performance. In order to obtain
the robust full- adder design for maximum achievable per-
formance setup, the specifications for ‘delays’ and ‘leakage
power’ are relaxed as follows:
• <65ps, <75ps, <85ps and <90ps.
• <15nW to <25nW with the step of 5nW, respectively.
The specification for total power dissipation are always
set to < 6µW. It is evident from Table 1 that at worst-
case operating conditions, still at nominal process conditions,
the leakage as well as delays performances goes out of the
specification bounds. Even for the most relaxed specifica-
tion bounds {delays < 90ps, leakage < 25nW, total power
< 6µW}, the delays (delay_HL_a, delay_HL_b), the leak-
age (combinations 001,011, 101, 110, and 111), and the total
power go out of specification bounds. In fact, the scenario is
more worse for other tighten specification bounds. This vio-
lation of the specifications may lead to failure of the circuit
operation.
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6.2 Nominal optimization results
Table 3 reports the optimization results at nominal operat-
ing conditions (temp = 25 ◦C, VDD = 1V, Aging=0years),
and for the full range of worst-case operating conditions;
{temp}= {–40 to 125 ◦C}, {VDD–}= {0.95–1.05V}, {Age}
= {0–3years} for the 12 different specification bounds (each
column in the tables refers to one of the 12 specification
sets). The two optimizations have been carried out simul-
taneously, and the worst-case optimized values have been
placed in brackets in the same table. The impact of process
variations has not been considered at this optimization step.
Figure 7 shows the progressive fulfillment of the ini-
tially violated specifications (e.g., delays < 85ps, leakage
< 25nW, and total power < 6µW) due to worst-case condi-
tions in temperature, supply voltage, and NBTI degradation,
obtained through the optimization iterations. The green area
represents the specification bounds. The green and sky-blue
iterations represent the optimization at ‘nominal’ and ‘worst-
case’ operating conditions, respectively.
6.3 Yield optimization results
Table 4 displays the performance data obtained after yield
optimization as well as WCD (in sigma units) values
including process variations for the complete range of worst-
case operating conditions for the 12 different specification
bounds. The WCD values are reported in brackets. Table 5
reports the estimated yield (in %), respectively, for the
12 specification bounds of targeted performance figures of
power and delays.
Figure 8 shows the iteration-wise progressive total yield
improvement from 41.2% (initial) to 99.71% in the full
adder for the specification bounds of delays < 85ps, leak-
age < 25nW, and total power < 6µW. The figure also
represents the yield improvement in some performance fig-
ures (initially very low yield), e.g., delay_HL_nodeACo and
delay_HL_nodeBCo. At this estimated yield, the full adder
will be robust against process variations (local and global),
operating variations, and NBTI degradation.
Table 6 depicts the initial sizing of each transistor in the
full adder, and the final sizing obtained yield optimizations
at which the circuit will be fully robust against all statistical
variations, fully functional against operating fluctuations in
temperature and supply voltage and operational for intended
life time. It is very important to note that the resulting optimal
sizing is absolutely not intuitive with respect to by-hand cell
design optimization.
7 Validation through Monte Carlo analysis
Monte Carlo analysis is one of the standard methods for esti-
mating the distributions of performance measures. We used
Monte Carlo analysis in order to verify the correctness of
the estimated yield. In Monte Carlo analysis, process para-
meters varied in random manner and the design is simulated
for many different values of process parameters. The Monte
Carlo analysis has been performed with 1000 random sam-
ples and operating condition set to worst case. The results of
the yield optimization estimated through worst-case distance
are summarized in Table 7, along with the postoptimization
Monte Carlo yield prediction for validation.
Figure 9 shows a graphical viewof theMonteCarlo results
by means of scatter plots for the full 1000 sample data and
the corresponding performance distributions for the leakage
and delay performance figures. For the obvious reason of
space, only the worst-case combinations of leakage (011),
Table 7 Yield optimization
results and verification through
Monte Carlo simulation
Specification bound
[delay, leakage,
power]
Initialyield Estimated yield after
optimization
Predicted yield
through Monte Carlo
simulation
[65ps, 15nW, 6µW] 3.66 46.32 41.67
[65ps, 20nW, 6µW] 5.62 69.55 65.78
[65ps, 25nW, 6µW] 13.3 78.24 75.44
[75ps, 15nW, 6µW] 10.19 80.62 79.91
[75ps, 20nW, 6µW] 18.99 81.88 79.48
[75ps, 25nW, 6µW] 20.78 90.19 92.71
[85ps, 15nW, 6µW] 43.18 97.99 97.66
[85ps, 20nW, 6µW] 43.32 99.69 99.31
[85ps, 25nW, 6µW] 43.47 99.81 99.82
[90ps, 15nW, 6µW] 46.64 99.04 98.86
[90ps, 20nW, 6µW] 48.11 99.79 99.84
[90ps, 25nW, 6µW] 46.41 99.92 99.94
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Fig. 9 Performance distribution and scatter plots for initially violated performances
delay (delayHL_nodeB_Co), and power have been shown.
The plots refer to the leakage and delay combinations which
were initially violated, for the specification case [delays <
85ps, leakage < 25nW, and total power < 6µW]. We can
see all performances are in bounds for random variations
in process parameters, while operating conditions are set to
worst case. Very few samples may actually lie out of bound
as the yield is not 100% for all performances; since we are
reporting a 99.8% yield design, therefore, 2 out of 1000 sam-
ples may be out of bound.
8 Conclusion
The application of a mathematical optimization methodol-
ogy to the circuit design of a full-adder cell for automotive
application specifications proved to be an effective way
of improving the expected yield for 12 different cases of
specification bounds. The obtained circuit sizing cannot be
figured out by conventional manual optimization of digital
cell design. Future work will focus on the application of the
methodology to even more extensive performance figure set
like noise margins and robustness to cross-talk phenomena.
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